The DRAM interface and the PHY (why a DDR3+ interface must be tuned at boot)